



[illegible]

10

15

20

25

wherein said transmission circuit selects  
said input packet data and writes it to a transmission

8. A data processing circuit as set forth in claim 1, wherein said transmission circuit transmits said selected packet data to said data transmission path at predetermined intervals.

9. A data processing circuit as set forth in claim 1, wherein said data transmission path is a serial bus.